Conventional CCD registers for full frame or frame transfer scheme image sensors have disadvantages such as low light sensitivity due to light absorption in electrodes, high dark current generated at Si-Si02 interfaces, and small charge
handling capability that results from the surface pinning mode of operation.
To solve these problems, we proposed CCD register driven through a barrier in February 2000. The register cell was an inverted version of the photo-diode with a vertical overflow drain that is used as the driving electrode.
In simulating the register's characteristics in back illumination mode, we found that all the above-disadvantages disappeared, but the characteristics were rather sensitive to the height, width, and location of SiO2 film required to isolate electrodes. Therefore, some difficulty remains in fabrication processes. This paper proposes a new version of DTB-CCD where a specific-feature SiO2 layer covers a part of the barrier surface. This layer not only helps to minimize the structure sensitiveness of performance but also makes it possible to employ the conventional overlapping poly-Silicon electrode process. A thin SiO2 layer between electrodes and optimized width and thickness of the Si02 layer on the barrier minimizes potential barrier height in channels and thus improve transfer efficiency. The simulated charge handling capability of the improved DTB-CCD was 34 times greater than that of a two-phase CCD register driven by surface pinning mode. however, it was difficult to handle a large amount of charge, because two phase device must be used. Then, we proposed a new CCD register driven through barrier3)4), shown in Fig. 1(a (1) A part of barrier surface is covered with Si02 layer.
(2) Specific Si02 or electrode structure is used to suppress interference of one electrode voltage to the buffer potential under adjacent electrode.
(3) The overlapping two level poly-silicon electrode') can be employed on the Si02 layer and on the bare electrode buffer. An outline of assumed fabrication process is as follows. First, flat layers of channel, barrier and electrode buffer are epitaxialy grown on the p-type substrate. Counter doping is carried out after channel layer growth to form channel stop. As substrates, both silicon film on transparent substrate such as silicon on sapphire (SOS) and usual silicon wafers for LSI are assumed. In the latter case, thinning is required. Note that thickness of silicon on sapphire recently reaches about 10pm thick8). The buffer layer is then etched to the barrier level leaving the central region. Next, Si02 layer is formed all over the barrier surface. Then, Si02 layer on the top is etched out. Finally, the two level overlapping polysilicon electrodes (n+ layer in Fig. 1(b) ) are made on the Si02 layer and the bare electrode buffer. Thin Si02 layer, thus made between electrodes, contribute to minimize potential barrier in the channel.
Potential profile and dark current consideration
Let's assume that 7V, 7V, 2V, 2V are periodically applied to continuos four DTB-CCD electrodes A, B, C, and D. This bias condition is called "standard voltage condition" and will be used without notice. The maximum potential profile along Y direction (extent of X is 0 to 4.5pm) is shown in Fig. 2(a) . It is seen from Fig. 2 (a) that the potential just under Si02 film is a little lower than that at the bottom of buffer. The potential drop within the buffer exceeds 1V, then electron concentration becomes very small at the bottom of the buffer. There is strong electric field, in the buffer, towards the barrier. Then, it is anticipated that dark currents generated at Si-Si02 interface are absorbed into electrodes. For example, under lowery biased electrodes (P in Fig. 2(a) ), dark currents are absorbed into own electrodes. Under the interface between lowery biased and highly biased electrodes (left side of Q), the dark currents flow into the highly biased electrodes. And under the highly biased electrode (R), the dark currents Surface recombination velocity and bulk generationrecombination lifetime were assumed to be 1 cm/sec and 0.166sec at the maximum impurity concentration region, respectively. Then, generation current density at Si-SiO2 interface are 1.2nA/cm2 and that in the bulk
The electron flows in Fig. 3 (a) coincide well with the expectations in reference to Fig. 2(a) . Therefore, low dark current will be obtained in the improved DTB-CCD.
electrodes. This value corresponds to 0.233nA/cm2 for The potential profile similar to Fig. 2 (a) and current flow similar to Fig. 3 (a) can easily be obtained by adjusting depth and impurity concentration of electrode buffer layer, if potential just under SiO2 layer was determined. The reason of this simplicity is two folds. One is that even if one electrode voltage was low, potential barrier in its buffer is hardly lowered from adjacent highly biased electrode, because the distance between the buffer and the electrode is far and the buffer is almost shielded from other electrode. Actually, decrease of barrier height within the buffer was less than 0.05V when 7V in the standard voltage condition is increased to 8V. Another is that SiO2 layer on the barrier does not permit electron injection in to the channel that occurred in the original DTB-CCD3)4). Therefore, the requirement for SiO2 layer is that the width must be wide enough to minimize barrier height reduction from adjacent highly biased electrode and narrow enough for excess carrier to over flow from channel to electrode for non blooming. Fig. 4 shows the maximum channel potential along Y direction taking SiO2 layer thickness (d in Fig. 1(b) ) as a parameter. It is seen from Fig. 4 that potential barrier generated under the electrode interface decreases with SiO2 thickness decrease. Note that barrier height was reduced to less than 0.1V. We could not realize this value in the original DBT-CCD because wide and thick charge transfer efficiency even for large signal change. Fig. 2(b) shows the maximum potential profile along Y direction for 520A Si02 layer. By comparing Fig. 2(a) and Fig. 2(b) , we can see two differences between them. The first is that small potential barrier is produced in Fig. 2(b) between bottom of the Si02 and the buffer edge, when two adjacent electrodes are biased at a same voltage. This barrier will disturb generated electron transfer to electrodes. The second is that the potential difference between the bottom of Si02 layer and the minimum potential point in the barrier is small in Fig. 2(a) . This potential difference decrease increases diffusion of the generated electron to the channel. Electron flow vectors corresponding to Fig. 2(b) is shown in Fig. 3(b) . From comparison of Fig. 3(a) and Fig. 3(b) , we can see that larger amount of electrons flow in to channel in Fig. 3(b) , as expected. When SiO2 layer was 520A, the overflow current from electrodes. This is no problem. However, the simulated trodes. In this case, only 44% of the generated electrons are absorbed into electrode.
To increase percentage of the absorbed electrons for 520A SiO2 layer device, we increased the potential difference between the bottom of SiO2 layer and the minimum potential point, by increasing channel side impurity concentration in the barrier. In this case, the potential difference in the channel changed only slightly. And potential difference between the maximum channel potential point and the corresponding minimum barrier potential point also changed only slightly. But, the potentials were lower by 0.95V than that of device without the non-profiled barrier impurity concentration. Under this condition, we will be able to obtain almost same charge transfer and unti-blooming characteristics that will be described in section 4 and 5. shows transfer inefficiency for 520A SiO2 layer device.
We can see improvement of transfer efficiency in the thinner SiO2 layer device at the initial stage of charge transfer. This improvement is due to the reduction of reverse electric field') produced during charge transfer.
However, more detailed analyses are necessary to explain transfer inefficiency at final stage of charge transfer. In Fig. 6 , the maximum channel potential difference is 2.88V, while the difference between the maximum channel potential and the corresponding minimum barrier potential is 1.306V. This situation will permit for excess channel electrons to overflow into electrode. Various amounts of charge were set in the channel under highly biased two electrodes and hold alone for 401us to estimate charge reduction. Fig. 8 shows the relation between remained charge and holding time. We can see surface pinning device2) driven by 10V clock pulses.
This means that improved DTB-CCD has more than that of two phase device driven surface pinning mode.
Conclusions
We proposed improved DTB-CCD register. The principal difference of the improved DTB-CCD from the original one is that specific feature Si02 layer is made partly between barrier surface and driving electrode. This structure remarkably decreases barrier height reduction under lowery biased electrode that was caused from adjacent highly biased electrodes. By expanding He is a member of the institute of image information and television engineers and IEEE.
